AMD and IBM, working together for many years on fundamental IC development, presented papers today at the International Electron Device Meeting (IEDM) in San Francisco describing the use of immersion lithography to produce ultra low-K dielectrics. The lower the dielectric constant K, the less chance of capacitive tunneling between the gate channel to the substrate – this lowers IC leakage currents and Moore’s Law is happy again.



