Semiconductor performance has gained enormous benefits from continuing advances in transistor scaling. While drive current enhancement techniques such as strain engineering and hybrid orientation have extended Moore’s Law, one of the biggest barriers to device scaling beyond 45 nm is gate leakage, which accounts for significant static power dissipation in high-performance devices. A new platform addresses this pressing manufacturing and design challenge by reengineering silicon.