Monthly E-letter

Latest edition | Subscribe

JS-1000 Jitter Solution

A high-performance characterization and verification solution for testing electrical components or modules in optical transport communication systems

February 21st, 2010

Full Text: Download PDF

  •  Tailored phase noise system that measures clock jitter characteristics in the 2.5G and 10G frequency ranges
  •  Allows for the characterization of products to SONET/SDH standards for clock jitter generation, tolerance, and transfer
  •  Maximum ROA through flexibility to test more than SONET/SDH frequencies: 2.4-3.125 Gb and 9-13 Gb; flexibility in products tested; re-use of hardware
  •  Allows examination of clock jitter in the frequency domain as well as the time domain

Full Text: Download PDF

Silicon, software, and strategies for embedded devices
Embedded Computing Design magazine is the resource for engineers, architects, and decision makers involved with embedded devices. Topics explored span silicon, software, and strategies for designing and connecting with small devices in mobile, automotive, home, industrial, and medical applications. Departments include Deep Green discussing the latest in energy efficient, low power designs and applications. Content is available in print, E-letter, E-cast, white papers, video, RSS, social networks, and more. Subscriptions are free of charge.
©MMXIIEmbedded Computing Design.
An OpenSystems Media publication.