• The essence of the graph-based approach is that pre-existing wires, switches, and placement sites used for routing an FPGA can be represented as a detailed routing resource graph
• The notion of distance then changes to a measure of delay and availability of wires
• Graph-based physical synthesis technology merges optimization, placement, and routing to generate a fully placed and physically optimized netlist, providing rapid timing closure and a 5 percent to 20 percent timing improvement
• Automatically moving registers within combinatorial logic in order to balance timing delay and improve circuit performance up to an additional 20 percent Quality of Results
• Simulator-like visibility into a live FPGA
• Provides a rapid method of finding functional errors in FPGA designs by providing simulator-like visibility into operating FPGA hardware
• Integrated debugging software, based upon technology from the Identify product, allows designers to annotate signals and conditions they want to monitor directly in their RTL code

Download Product Profile (PDF)

See also:

• Synplicity products
• Restart Search

Go Back