Embedded Computing Design

Subscribe

Receive our complimentary magazine via U.S. Mail or E-mail.

Embedded Computing Design

S-200

Swissbit — August 2009

S-200

Available up to 8 GB

  • Uses robust, single-level cell flash chips
  • Onboard 32-bit RISC controller to provide ECC, bad block management, and wear-leveling algorithms and to control power-loss protection and power-saving modes
  • The CPU also runs Swissbit software to determine wear level classes and bad block counts, data that can factor into maintenance plans
  • The SD card's ABS/PC housing is designed for 15 KV ESD protection and contains provisions to resist bending torque and achieve 10,000 insertions via gold-plated connectors. Internal write protection and lock/unlock features adhere to SD Specification 1.01, 1.10, and 2.0

See also:

Go Back

Leave a Comment